You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
riscv-non-isa/server-soc’s past year of commit activity
The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate releases of the specifi…
riscv-non-isa/riscv-server-platform’s past year of commit activity
The RISC-V Server Platform specification defines a standardized set of hardware and sofware capabilities, that portable system software, such as operating syste…
riscv-non-isa/riscv-ras-eri’s past year of commit activity
The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting and logging of errors b…
riscv-non-isa/riscv-cbqri’s past year of commit activity
This repo holds the work area and revisions of a QoS register interface for caches and memory controllers specification. The QoS register interface is a non-ISA…
riscv-non-isa/riscv-brs’s past year of commit activity
The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSVs) to interoperate with…
riscv-non-isa/riscv-ap-tee-io’s past year of commit activity
This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory as well as MMIO, remov…
riscv-non-isa/iopmp-spec’s past year of commit activity
This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protection Unit of Input/Output …
riscv-non-isa/riscv-ap-tee’s past year of commit activity
This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the programming interfaces …